Digital System Test and Testable Design:Using HDL Models and Architectures

工程热物理

原   价:
1295.00
售   价:
1036.00
优惠
平台大促 低至8折优惠
发货周期:外国库房发货,通常付款后3-5周到货
出  版 社
出版时间
2010年12月20日
装      帧
精装
ISBN
9781441975478
复制
页      码
435
开      本
语      种
英文
综合评分
暂无评分
我 要 买
- +
库存 78 本
  • 图书详情
  • 目次
  • 买家须知
  • 书评(0)
  • 权威书评(0)
图书简介
This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms. Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies.
本书暂无推荐
本书暂无推荐
看了又看
  • 上一个
  • 下一个